Udemy - UVM for Verification Part 3 - Register Abstraction Layer (RAL)

seeders: 0 leechers: 0
Added 3 years ago by freecoursewb in Other
Downloaded 29 times.
1337x.to
Udemy - UVM for Verification Part 3 - Register Abstraction Layer (RAL)

Torrent Contents Size: 2.6 GB

Udemy - UVM for Verification Part 3 - Register Abstraction Layer (RAL)
▼ show more 235 files
1. Agenda.mp4
MP4
624.9 KB
1. Agenda.srt
SRT
409.6 B
1. Course Overview.mp4
MP4
15.3 MB
1. Course Overview.srt
SRT
3.7 KB
10. Adapter code with Protocol Specific ports P1.mp4
MP4
30.6 MB
10. Adapter code with Protocol Specific ports P1.srt
SRT
5.9 KB
10. Adding Agent.mp4
MP4
7.1 MB
10. Adding Agent.srt
SRT
1.3 KB
10. Components of Register model P2.mp4
MP4
19.6 MB
10. Components of Register model P2.srt
SRT
6.6 KB
10. Coverage analysis P1.mp4
MP4
40 MB
10. Coverage analysis P1.srt
SRT
7 KB
10. Design Code.html
HTML
2.2 KB
10. Peek and Poke P1.mp4
MP4
29.4 MB
10. Peek and Poke P1.srt
SRT
5.6 KB
11. Adapter code with Protocol Specific ports P2.mp4
MP4
9.7 MB
11. Adapter code with Protocol Specific ports P2.srt
SRT
1.9 KB
11. Adding Register Model.mp4
MP4
61.5 MB
11. Adding Register Model.srt
SRT
9.5 KB
11. Components of Register model P3.mp4
MP4
6.8 MB
11. Components of Register model P3.srt
SRT
2.3 KB
11. Coverage analysis P2.mp4
MP4
19.1 MB
11. Coverage analysis P2.srt
SRT
3.6 KB
11. Peek and Poke P2.mp4
MP4
10.1 MB
11. Peek and Poke P2.srt
SRT
1.3 KB
11. Testbench Code.html
HTML
22 KB
12. A81.html
HTML
204.8 B
12. Adding env + uvm test top + testbench top.mp4
MP4
49.9 MB
12. Adding env + uvm test top + testbench top.srt
SRT
7.4 KB
12. Coverage analysis P3.mp4
MP4
15.2 MB
12. Coverage analysis P3.srt
SRT
2.2 KB
12. Coverage computation for memory P1.mp4
MP4
9.9 MB
12. Coverage computation for memory P1.srt
SRT
1.4 KB
12. Design Code.html
HTML
716.8 B
12. Notes.html
HTML
307.2 B
12. Summary.mp4
MP4
16.7 MB
12. Summary.srt
SRT
4.5 KB
13. A82.html
HTML
204.8 B
13. Coverage computation for memory P2.mp4
MP4
49.9 MB
13. Coverage computation for memory P2.srt
SRT
7.2 KB
13. Design Code.html
HTML
716.8 B
13. Executing Code.mp4
MP4
15.4 MB
13. Executing Code.srt
SRT
1.7 KB
13. Slides.html
HTML
1 KB
13. Testbench Code.html
HTML
9.4 KB
13. Typical Learning Path.mp4
MP4
7.4 MB
13. Typical Learning Path.srt
SRT
3.5 KB
14. A31.html
HTML
204.8 B
14. A51.html
HTML
204.8 B
14. Design Code.html
HTML
512 B
14. Testbench Code.html
HTML
13 KB
14. Understanding different types of registers.mp4
MP4
11.6 MB
14. Understanding different types of registers.srt
SRT
5 KB
15. Implementation of Register in Verification Environmnet P1.mp4
MP4
51.1 MB
15. Implementation of Register in Verification Environmnet P1.srt
SRT
9.2 KB
15. Testbench Code.html
HTML
11.5 KB
15. Understanding Desired and Mirrored Values.mp4
MP4
20.5 MB
15. Understanding Desired and Mirrored Values.srt
SRT
5.8 KB
15. run.do.html
HTML
204.8 B
16. Different register methods.mp4
MP4
6.8 MB
16. Different register methods.srt
SRT
3.1 KB
16. Implementation of Register in Verification Environmnet P2.mp4
MP4
55.8 MB
16. Implementation of Register in Verification Environmnet P2.srt
SRT
9.5 KB
17. Alternate way of adding configure function.mp4
MP4
7.7 MB
17. Alternate way of adding configure function.srt
SRT
1.9 KB
17. Working with Desired Value.mp4
MP4
67 MB
17. Working with Desired Value.srt
SRT
11.8 KB
18. Summary Configure function.mp4
MP4
9.4 MB
18. Summary Configure function.srt
SRT
2.8 KB
18. Testbench Code.html
HTML
8.7 KB
19. Implementation of Register in Verification Environmnet P3.mp4
MP4
44.1 MB
19. Implementation of Register in Verification Environmnet P3.srt
SRT
8 KB
19. Working with Mirrored Value.mp4
MP4
50.9 MB
19. Working with Mirrored Value.srt
SRT
7.3 KB
2. Adding Register Block P1.mp4
MP4
25.5 MB
2. Adding Register Block P1.srt
SRT
6 KB
2. Agenda.mp4
MP4
6.1 MB
2. Agenda.srt
SRT
1.5 KB
2. Type of access methods p1 Frontdoor.mp4
MP4
10.4 MB
2. Type of access methods p1 Frontdoor.srt
SRT
3.4 KB
2. Types of Predictor Implicit Predictor.mp4
MP4
27.6 MB
2. Types of Predictor Implicit Predictor.srt
SRT
7.3 KB
2. Understanding Design P1.mp4
MP4
18.1 MB
2. Understanding Design P1.srt
SRT
5.4 KB
2. Understanding Design for Explicit Predictor.mp4
MP4
9.5 MB
2. Understanding Design for Explicit Predictor.srt
SRT
3.6 KB
2. Understanding Design.mp4
MP4
14.6 MB
2. Understanding Design.srt
SRT
2.7 KB
2. Usage of adapter.mp4
MP4
4.5 MB
2. Usage of adapter.srt
SRT
1.6 KB
20. Code.html
HTML
1.1 KB
20. Testbench Code.html
HTML
9.2 KB
21. Slides.html
HTML
409.6 B
21. Understanding predict and mirror.mp4
MP4
32.5 MB
21. Understanding predict and mirror.srt
SRT
5.8 KB
22. Adding Register with two fields.mp4
MP4
41.7 MB
22. Adding Register with two fields.srt
SRT
8.3 KB
22. Demonstration.mp4
MP4
55.5 MB
22. Demonstration.srt
SRT
7.8 KB
23. Code.html
HTML
1.4 KB
23. Testbench Code.html
HTML
9 KB
24. Adding Register with reserved bits.mp4
MP4
22.1 MB
24. Adding Register with reserved bits.srt
SRT
5.3 KB
24. Single Read and Write Transaction.mp4
MP4
32.1 MB
24. Single Read and Write Transaction.srt
SRT
6.1 KB
25. Code.html
HTML
1.2 KB
25. Multiple Read and Write Transaction.mp4
MP4
25.4 MB
25. Multiple Read and Write Transaction.srt
SRT
4.4 KB
26. Different Access Policy P1.mp4
MP4
10.2 MB
26. Different Access Policy P1.srt
SRT
4.2 KB
26. Testbench Code.html
HTML
9.4 KB
27. Different Access Policy P2.mp4
MP4
57.6 MB
27. Different Access Policy P2.srt
SRT
7.9 KB
27. Using randomize.mp4
MP4
26.6 MB
27. Using randomize.srt
SRT
6.2 KB
28. Different Access Policy P3.mp4
MP4
44.9 MB
28. Different Access Policy P3.srt
SRT
5.9 KB
28. Testbench Code.html
HTML
8.5 KB
29. Different Access Policy P4.mp4
MP4
58.9 MB
29. Different Access Policy P4.srt
SRT
7.8 KB
29. Understanding Reset Methods.mp4
MP4
13.4 MB
29. Understanding Reset Methods.srt
SRT
3.7 KB
3. Adding Register Block P2.mp4
MP4
37.5 MB
3. Adding Register Block P2.srt
SRT
5.4 KB
3. Advantage of UVM RAL P1.mp4
MP4
25.5 MB
3. Advantage of UVM RAL P1.srt
SRT
8.8 KB
3. Building DRV + MON + SCO + AGENT.mp4
MP4
46.5 MB
3. Building DRV + MON + SCO + AGENT.srt
SRT
8.4 KB
3. Building Verification env P1.mp4
MP4
50.9 MB
3. Building Verification env P1.srt
SRT
12.1 KB
3. Type of access methods p2 Backdoor.mp4
MP4
8.3 MB
3. Type of access methods p2 Backdoor.srt
SRT
3.8 KB
3. Types of Predictor Explicit Predictor.mp4
MP4
4.2 MB
3. Types of Predictor Explicit Predictor.srt
SRT
1.3 KB
3. Typical flow.mp4
MP4
5.6 MB
3. Typical flow.srt
SRT
2.1 KB
3. Understand Design P2.mp4
MP4
26.9 MB
3. Understand Design P2.srt
SRT
7.2 KB
30. Demonstration.mp4
MP4
58.7 MB
30. Demonstration.srt
SRT
8.1 KB
30. Notes.html
HTML
1.4 KB
31. Adding Memory P1.mp4
MP4
7.1 MB
31. Adding Memory P1.srt
SRT
2.6 KB
31. Testbench Code.html
HTML
9.7 KB
32. Adding Memory P2.mp4
MP4
35.2 MB
32. Adding Memory P2.srt
SRT
6.1 KB
32. Connecting reset methods to DUT.mp4
MP4
35.3 MB
32. Connecting reset methods to DUT.srt
SRT
5.7 KB
33. Code.html
HTML
716.8 B
33. Testbench Code.html
HTML
8.9 KB
34. A41.html
HTML
204.8 B
34. Slides.html
HTML
409.6 B
35. A11.html
HTML
204.8 B
36. A12.html
HTML
204.8 B
4. Adding Register Block P3.mp4
MP4
61.8 MB
4. Adding Register Block P3.srt
SRT
9.2 KB
4. Advantage of UVM RAL P2.mp4
MP4
12.9 MB
4. Advantage of UVM RAL P2.srt
SRT
3.2 KB
4. Building Register model.mp4
MP4
70 MB
4. Building Register model.srt
SRT
10.6 KB
4. Building Verification env P2.mp4
MP4
26.4 MB
4. Building Verification env P2.srt
SRT
7.1 KB
4. Building Verification environment P1.mp4
MP4
33.5 MB
4. Building Verification environment P1.srt
SRT
9 KB
4. Frontdoor Demonstration.mp4
MP4
33.4 MB
4. Frontdoor Demonstration.srt
SRT
5.8 KB
4. Structure of uvm_reg_bus_op struct.mp4
MP4
7.1 MB
4. Structure of uvm_reg_bus_op struct.srt
SRT
2.2 KB
4. Types of Predictor Passive Predictor.mp4
MP4
17.8 MB
4. Types of Predictor Passive Predictor.srt
SRT
5.2 KB
5. Adding Register sequence Single Transaction.mp4
MP4
56 MB
5. Adding Register sequence Single Transaction.srt
SRT
7.5 KB
5. Advantage of UVM RAL P3.mp4
MP4
8.2 MB
5. Advantage of UVM RAL P3.srt
SRT
1.8 KB
5. Building Verification env P3.mp4
MP4
21.3 MB
5. Building Verification env P3.srt
SRT
5.5 KB
5. Building Verification environment P2.mp4
MP4
36.8 MB
5. Building Verification environment P2.srt
SRT
7.3 KB
5. Code.html
HTML
2.4 KB
5. Complete flow.mp4
MP4
14.3 MB
5. Complete flow.srt
SRT
3.6 KB
5. Slide.html
HTML
1 KB
5. Testbench Code.html
HTML
8.9 KB
6. Adding Register sequence Multiple Transactions.mp4
MP4
30.4 MB
6. Adding Register sequence Multiple Transactions.srt
SRT
4.8 KB
6. Advantage of UVM RAL P4.mp4
MP4
11.5 MB
6. Advantage of UVM RAL P4.srt
SRT
2.6 KB
6. Building Register model P1.mp4
MP4
33.7 MB
6. Building Register model P1.srt
SRT
7.5 KB
6. Building Verification env P4.mp4
MP4
5 MB
6. Building Verification env P4.srt
SRT
1.5 KB
6. Driver Sequencer Communication.mp4
MP4
49.5 MB
6. Driver Sequencer Communication.srt
SRT
9.2 KB
6. Fundamentals of Backdoor access.mp4
MP4
14.9 MB
6. Fundamentals of Backdoor access.srt
SRT
6.1 KB
6. Slides.html
HTML
409.6 B
6. Understanding reg2bus.mp4
MP4
45.6 MB
6. Understanding reg2bus.srt
SRT
10.6 KB
7. A21.html
HTML
204.8 B
7. Building Register model P2.mp4
MP4
39.8 MB
7. Building Register model P2.srt
SRT
9.7 KB
7. Code.html
HTML
3.6 KB
7. Demonstration.mp4
MP4
75.1 MB
7. Demonstration.srt
SRT
10.9 KB
7. Design Code.html
HTML
512 B
7. Testing Code.mp4
MP4
20.6 MB
7. Testing Code.srt
SRT
2 KB
7. Understanding bus2reg.mp4
MP4
10 MB
7. Understanding bus2reg.srt
SRT
3.4 KB
7. When to use RAL in Verification environment.mp4
MP4
22.3 MB
7. When to use RAL in Verification environment.srt
SRT
6.2 KB
8. Adapter code with native memory ports P1.mp4
MP4
32.5 MB
8. Adapter code with native memory ports P1.srt
SRT
6.5 KB
8. Adding testbench top.mp4
MP4
11.6 MB
8. Adding testbench top.srt
SRT
3.1 KB
8. Code.html
HTML
1 KB
8. Design Code.html
HTML
716.8 B
8. Testbench Code.html
HTML
11.1 KB
8. Understanding Design.mp4
MP4
13.4 MB
8. Understanding Design.srt
SRT
3.6 KB
9. Adapter code with native memory ports P2.mp4
MP4
19.6 MB
9. Adapter code with native memory ports P2.srt
SRT
3.2 KB
9. Adding Driver + Sequencer.mp4
MP4
37.9 MB
9. Adding Driver + Sequencer.srt
SRT
7.4 KB
9. Burst Transactions.mp4
MP4
71.4 MB
9. Burst Transactions.srt
SRT
11.1 KB
9. Components of Register model P1.mp4
MP4
27 MB
9. Components of Register model P1.srt
SRT
9.8 KB
9. Testbench Code.html
HTML
12 KB
9. Testing DUT.mp4
MP4
17.4 MB
9. Testing DUT.srt
SRT
2.5 KB
Bonus Resources.txt
TXT
409.6 B
Get Bonus Downloads Here.url
URL
204.8 B

Description

Related Torrents

Location

Trackers

Tracker name
udp://tracker.torrent.eu.org:451/announce
udp://tracker.tiny-vps.com:6969/announce
http://tracker.foreverpirates.co:80/announce
udp://tracker.cyberia.is:6969/announce
udp://exodus.desync.com:6969/announce
udp://explodie.org:6969/announce
udp://tracker.opentrackr.org:1337/announce
udp://9.rarbg.to:2780/announce
udp://tracker.internetwarriors.net:1337/announce
udp://ipv4.tracker.harry.lu:80/announce
udp://open.stealth.si:80/announce
udp://9.rarbg.to:2900/announce
udp://9.rarbg.me:2720/announce
udp://opentor.org:2710/announce
udp://tracker.opentrackr.org:1337/announce
http://tracker.openbittorrent.com:80/announce
udp://opentracker.i2p.rocks:6969/announce
udp://tracker.internetwarriors.net:1337/announce
udp://tracker.leechers-paradise.org:6969/announce
udp://coppersurfer.tk:6969/announce
udp://tracker.zer0day.to:1337/announce
Torrent hash: